5

6

7

R

9

10

11

12

13

14

15

1

IN THE CLAIMS

Please amend the claims as follows:

1. (currently amended) A differential amplifier circuit comprising: 1

a first differential amplifier for receiving a pair of differential input signals to 2 generate a first output; 3

a second differential amplifier for receiving said pair of differential input signals to generate a second output;

a summing circuit for summing said first output of said first differential amplifier and said second output of said second differential amplifier to provide a common output for said differential amplifier circuit; and

a reference voltage generation circuit for providing a reference voltage signal to said summing circuit, wherein said reference voltage generation circuit is a differential amplifier, wherein said summing circuit includes an n-channel transistor pair, wherein a first transistor of said n-channel transistor pair receives said voltage reference signal from said reference voltage generation circuit, wherein a second transistor of said n-channel transistor pair receives combined output signals from said first output of said first differential amplifier and said second output of said second differential amplifier.

- 2. (original) The differential amplifier circuit of Claim 1, wherein said first differential amplifier is an n-channel differential amplifier. 2
- (original) The differential amplifier circuit of Claim 2, wherein said first differential 1 amplifier includes a pair of n-channel transistors for receiving said pair of differential input 2 signals, respectively. 3

Amendment under 37 C.F.R. § 1.116

Page 2

BU030077 AM3

- (original) The differential amplifier circuit of Claim 1, wherein said second differential 4. 1
- amplifier is a p-channel differential amplifier. 2
- 5. (original) The differential amplifier circuit of Claim 1, wherein said second differential 1
- amplifier includes a pair of p-channel transistors for receiving said pair of differential input 2
- signals, respectively. 3
- (original) The differential amplifier circuit of Claim 1, wherein said summing circuit is 6. 1
- an n-channel differential amplifier. 2
 - 7. cancelled
- 8. (previously presented) The differential amplifier circuit of Claim 1, wherein said reference 1
- voltage generation circuit is a p-channel differential amplifier. 2
- 9. (previously presented) The differential amplifier circuit of Claim 8, wherein said reference 1
- voltage generation circuit receives an active low ENABLE P signal. 2
- 10. (original) The differential amplifier circuit of Claim 1, wherein said first and second 1
- differential amplifiers receive an active low ENABLE N signal. 2
- 11. (original) The differential amplifier circuit of Claim 10, wherein said summing circuit 1
- receives an active low ENABLE P signal. 2
- (original) The differential amplifier circuit of Claim 11, wherein said summing circuit 12. 1
- includes a clamp device to hold said common output high when said ENABLE P signal is low. 2

- 1 13. (original) The differential amplifier circuit of Claim 1, wherein said first differential
- 2 amplifier receives a gate control voltage V_{CMN} to control the current through an n-channel
- 3 transistor within said first differential amplifier in a consistent and predictable manner using a
- 4 current mirror technique.
- 1 14. (original) The differential amplifier circuit of Claim 1, wherein said second differential
- 2 amplifier receives a gate control voltage V_{CMP} to control the current through a p-channel transistor
- within said second differential amplifier in a consistent and predictable manner using a current
- 4 mirror technique.
- 1 15. (original) The differential amplifier circuit of Claim 1, wherein said summing circuit
- z receives a gate control voltage V_{CMN} to control the current through an n-channel transistor within
- said summing circuit in a consistent and predictable manner using a current mirror technique.